

KMM5362000BH**DRAM MODULES****2Mx36 DRAM SIMM Memory Module***(This SIMM is the x36 built on x40 board)***FEATURES**


- Performance range:

	t _{RAC}	t _{CAC}	t _{RC}
KMM5362000BH-6	60ns	15ns	110ns
KMM5362000BH-7	70ns	20ns	130ns
KMM5362000BH-8	80ns	20ns	150ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V ± 10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout

PIN CONFIGURATIONS (Front View)

Pin	Symbol	Pin	Symbol
1	V _{SS}	37	DQ ₁₉
2	DQ ₀	38	DQ ₂₀
3	DQ ₁	39	V _{SS}
4	DQ ₂	40	CAS ₀
5	DQ ₃	41	NC
6	DQ ₄	42	NC
7	DQ ₅	43	CAS ₁
8	DQ ₆	44	RAS ₀
9	DQ ₇	45	RAS ₁
10	V _{CC}	46	DQ ₂₁
11	NC	47	W
12	A ₀	48	V _{SS}
13	A ₁	49	DQ ₂₂
14	A ₂	50	DQ ₂₃
15	A ₃	51	DQ ₂₄
16	A ₄	52	DQ ₂₅
17	A ₅	53	DQ ₂₆
18	A ₆	54	DQ ₂₇
19	OE	55	DQ ₂₈
20	DQ ₈	56	DQ ₂₉
21	DQ ₉	57	DQ ₃₀
22	DQ ₁₀	58	DQ ₃₁
23	DQ ₁₁	59	V _{CC}
24	DQ ₁₂	60	DQ ₃₂
25	DQ ₁₃	61	DQ ₃₃
26	DQ ₁₄	62	DQ ₃₄
27	DQ ₁₅	63	DQ ₃₅
28	A ₇	64	NC
29	DQ ₁₆	65	NC
30	V _{CC}	66	NC
31	A ₈	67	PD ₁
32	A ₉	68	PD ₂
33	NC	69	PD ₃
34	NC	70	PD ₄
35	DQ ₁₇	71	NC
36	DQ ₁₈	72	V _{SS}

**GENERAL DESCRIPTION**

The Samsung KMM5362000BH is a 1M bitsx36 Dynamic RAM high density memory module. The Samsung KMM5362000BH consists of eighteen CMOS 1Mx4 bit DRAMs in 20-pin SOJ packages mounted on a 72-pin glass-epoxy substrate. A 0.22μF decoupling capacitor is mounted under each DRAM.

The KMM5362000BH is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PIN NAMES

Pin Name	Pin Function
A ₀ -A ₉	Address Inputs
DQ ₀ -DQ ₃₅	Data In/Out
W	Read/Write Input
RAS ₀ -RAS ₁	Row Address Strobe
CAS ₀ -CAS ₁	Column Address Strobe
OE	Output Enable
PD ₁ -PD ₄	Presence Detect
V _{CC}	Power (+5V)
V _{SS}	Ground
NC	No Connection

Presence Detect Pins (Optional)


Pin	60ns	70ns	80ns
PD ₁	NC	NC	NC
PD ₂	NC	NC	NC
PD ₃	NC	V _{SS}	NC
PD ₄	NC	NC	V _{SS}

* Pin Connection Changing Available

KMM5362000BH

DRAM MODULES

FUNCTIONAL BLOCK DIAGRAM



KMM5362000BH**DRAM MODULES****ABSOLUTE MAXIMUM RATINGS***

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V_{SS}	V_{IN}, V_{OUT}	-1 to +7.0	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	-1 to +7.0	V
Storage Temperature	T_{STG}	-55 to +150	°C
Power Dissipation	P_D	10.8	W
Short Circuit Output Current	I_{OS}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{SS} , $T_A = 0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Ground	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.4	—	$V_{CC} + 1$	V
Input Low Voltage	V_{IL}	-1.0	—	0.8	V

DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Part No.	Symbol	Min	Max	Units
Operating Current* (\overline{RAS} , \overline{CAS} , Address Cycling @ $t_{RC} = \text{min.}$)	KMM5362000BH-6	I_{CC1}	—	963	mA
	KMM5362000BH-7		—	873	mA
	KMM5362000BH-8		—	783	mA
Standby Current ($\overline{RAS} = \overline{CAS} = V_{IH}$)		I_{CC2}	—	36	mA
\overline{RAS} -Only Refresh Current* ($\overline{CAS} = V_{IH}$, \overline{RAS} Cycling @ $t_{RC} = \text{min.}$)	KMM5362000BH-6	I_{CC3}	—	963	mA
	KMM5362000BH-7		—	873	mA
	KMM5362000BH-8		—	783	mA
Fast Page Mode Current* ($\overline{RAS} = V_{IL}$, \overline{CAS} Cycling: $t_{PC} = \text{min.}$)	KMM5362000BH-6	I_{CC4}	—	738	mA
	KMM5362000BH-7		—	648	mA
	KMM5362000BH-8		—	558	mA
Standby Current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)		I_{CC5}	—	18	mA
\overline{CAS} -Before- \overline{RAS} Refresh Current* (\overline{RAS} and \overline{CAS} Cycling @ $t_{RC} = \text{min.}$)	KMM5362000BH-6	I_{CC6}	—	963	mA
	KMM5362000BH-7		—	873	mA
	KMM5362000BH-8		—	783	mA
Input Leakage Current (Any input $0 < V_{IN} < 6.5V$, all other pins not under test = $0V$)		I_{IL}	-180	180	μA
Output Leakage Current (Data out is disabled, $0V < V_{OUT} < 5.5V$)		I_{OL}	-20	20	μA
Output High Voltage Level ($I_{OH} = -5mA$)		V_{OH}	2.4	—	V
Output Low Voltage Level ($I_{OL} = 4.2mA$)		V_{OL}	—	0.4	V

* NOTE: I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.

KMM5362000BH**DRAM MODULES****CAPACITANCE** ($T_A = 25^\circ\text{C}$)

Item	Symbol	Min	Max	Unit
Input Capacitance [A_0-A_9]	C_{IN1}	—	118	pF
Input Capacitance [$\overline{W}, \overline{OE}$]	C_{IN2}	—	136	pF
Input Capacitance [$\overline{RAS}_{0-1}, \overline{CAS}_{0-1}$]	C_{IN3}	—	73	pF
Input/Output Capacitance [DQ_{0-35}]	C_{DQ1}	—	29	pF

AC CHARACTERISTICS ($0^\circ\text{C} < T_A < 70^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$. See notes 1, 2.)

Standard Operation	Symbol	KMM5362000BH-6		KMM5362000BH-7		KMM5362000BH-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	110		130		150		ns	
Access time from \overline{RAS}	t_{RAC}		60		70		80	ns	3, 4
Access time from \overline{CAS}	t_{CAC}		15		20		20	ns	3, 4, 5
Access time from column address	t_{AA}		30		35		40	ns	3, 11
CAS to output in Low-Z	t_{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t_{OFF}	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	2
\overline{RAS} precharge time	t_{RP}	40		50		60		ns	
\overline{RAS} pulse width	t_{RAS}	60	10,000	70	10,000	80	10,000	ns	
\overline{RAS} hold time	t_{RSH}	15		20		20		ns	
\overline{CAS} hold time	t_{CSH}	60		70		80		ns	
\overline{CAS} pulse width	t_{CAS}	15	10,000	20	10,000	20	10,000	ns	
\overline{RAS} to \overline{CAS} delay time	t_{RCD}	20	45	20	50	20	60	ns	4
\overline{RAS} to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	11
\overline{CAS} to \overline{RAS} precharge time	t_{CRP}	5		5		5		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	10		10		15		ns	
Column address set-up time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	15		15		15		ns	
Column address hold referenced to \overline{RAS}	t_{AR}	50		55		60		ns	6
Column address to \overline{RAS} lead time	t_{RAL}	30		35		40		ns	
Read command set-up time	t_{RCS}	0		0		0		ns	
Read command hold referenced to \overline{CAS}	t_{RCH}	0		0		0		ns	9
Read command hold referenced to \overline{RAS}	t_{RRH}	0		0		0		ns	9
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold referenced to \overline{RAS}	t_{WCR}	50		55		60		ns	6
Write command pulse width	t_{WP}	15		15		15		ns	
Write command to \overline{RAS} lead time	t_{RWL}	15		20		20		ns	
Write command to \overline{CAS} lead time	t_{CWL}	15		20		20		ns	
Data-in set-up time	t_{DS}	0		0		0		ns	10

SAMSUNG

ELECTRONICS

KMM5362000BH

DRAM MODULES

AC CHARACTERISTICS (Continued)

Standard Operation	Symbol	KMM5362000BH-6		KMM5362000BH-7		KMM5362000BH-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in hold time	t_{DH}	15		15		15		ns	10
Data-in hold referenced to \overline{RAS}	t_{DHR}	50		55		60		ns	6
Refresh period	t_{REF}		16		16		16	ms	
Write command set-up time	t_{WCS}	0		0		0		ns	8
\overline{CAS} set-up time ($\overline{C-B-\overline{R}}$ refresh)	t_{CSR}	10		10		10		ns	
\overline{CAS} hold time ($\overline{C-B-\overline{R}}$ refresh)	t_{CHR}	10		15		15		ns	
\overline{RAS} precharge to \overline{CAS} hold time	t_{RPC}	5		5		5		ns	
Access time from \overline{CAS} precharge	t_{CPA}		35		40		45	ns	3
Fast page mode cycle time	t_{PC}	40		45		50		ns	
\overline{CAS} precharge time (Fast page)	t_{CP}	10		10		10		ns	
\overline{RAS} pulse width (Fast page)	t_{RASP}	60	200,000	70	200,000	80	200,000	ns	
\overline{W} to \overline{RAS} precharge time ($\overline{C-B-\overline{R}}$ refresh)	t_{WRP}	10		10		10		ns	
\overline{W} to \overline{RAS} hold time ($\overline{C-B-\overline{R}}$ refresh)	t_{WRH}	10		10		10		ns	
\overline{CAS} precharge ($\overline{C-B-\overline{R}}$ counter test)	t_{CPT}	30		35		40		ns	

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 \overline{RAS} cycles before proper device operation is achieved.
2. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH}(\min)$ and $V_{IL}(\max)$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RCD}(\max)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD}(\max)$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD}(\max)$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} is non restrictive operating parameters. It is included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\min)$ the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the \overline{CAS} leading edge in early write cycles.
11. Operation within the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled by t_{AA} .

Please refer to attached Timing Chart II




2

KMM5362000BH

DRAM MODULES

PACKAGE DIMENSIONS

Units: Inches (millimeters)



Tolerances: ± .005 (.13) unless otherwise specified